

## MERI College of Engineering & Technology (MERI-CET)

Session: 2020-2021 Course- CSE
Semester: 7<sup>th</sup>
Department: CSE Equity Name

Subject code: CSE-401-F Faculty Name : Ms. PREETI

Lesson plan

**Name if the faculty** : Ms.PREETI

**Discipline** : Computer Science Engineering

**Semester** : 7<sup>th</sup>

Subject : ADVANCED COMPUTER ARCHITECTURE

**Lesson Plan Duration**: 14 weeks (From August, 2020 to November 2020)

Work Load (Lecture/ Practical) per week (in hours): Lecture-03.

Week	Theory	
	Lecture day	Topic(Including assignment/test)
1 <sup>st</sup>	1 <sup>st</sup>	Architecture And Machines, Introduction, Some definition and terms
	2 <sup>nd</sup>	interpretation and microprogramming
	3 <sup>rd</sup>	The instruction set, , Basic data types
2 <sup>nd</sup>	1 <sup>st</sup>	Instructions, Addressing and Memory
	2 <sup>nd</sup>	Virtual to real mapping
	3 <sup>rd</sup>	Basic Instruction Timing
3 <sup>rd</sup>	1 st	Time, Area And Instruction Sets: Time, cost-area
	2 <sup>nd</sup>	technology state of the Art
	3 <sup>rd</sup>	The Economics of a processor project: A study, Instruction sets, Matrix
	1 <sup>st</sup>	Professor Evaluation
	2 <sup>nd</sup>	Revision of first unit with test
4 <sup>th</sup>	1	
	3 <sup>rd</sup>	Cache Memory Notion:
	th	Basic Notion



## MERI College of Engineering & Technology (MERI-CET)

Session: 2020-2021 Department: CSE Subject code: CSE-401-F Course- CSE Semester: 7<sup>th</sup>

Faculty Name: Ms. PREETI

5 <sup>th</sup>	1 <sup>st</sup>	Widrow-Hoff learning rule
	2 <sup>nd</sup>	Cache Organization,
	3 <sup>rd</sup>	Cache Data, adjusting the data for cache organization,
6 <sup>th</sup>	1 <sup>st</sup>	write policies.
	2 <sup>nd</sup>	strategies for line replacement at miss time

	3 <sup>rd</sup>	Cache Environment, other types of Cache.
7 <sup>th</sup>	1 st	Split I and D-Caches, on chip caches
	2 <sup>nd</sup>	Two level Caches
	3 <sup>rd</sup>	write assembly Cache, Cache references per instruction
8 <sup>th</sup>	1 <sup>st</sup>	technology dependent Cache considerations
	2 <sup>nd</sup>	virtual to real translation
	3 <sup>rd</sup>	overlapping the Tcycle in V-R Translation. studies. Design summary
o <sup>th</sup>	1 st	Revision of 2 <sup>nd</sup> unit with test
	$\frac{1}{2}$ nd	Memory System Design:
	3 <sup>rd</sup>	The physical memory, processor memory modeling using queuing theory
10 <sup>th</sup>	1 <sup>st</sup>	open, closed and mixed-queue models,
	2 <sup>nd</sup>	waiting time, performance
	3 <sup>rd</sup>	and buffer size, review and selection of queuing models,
11 <sup>th</sup>	1 st	processors with cache.
	2 <sup>nd</sup>	Revision of 3 <sup>rd</sup> unit with test
	3 <sup>rd</sup>	Concurrent Processors: Vector Processors
12 <sup>th</sup>	1 <sup>st</sup>	Training & Examples
	2 <sup>nd</sup>	Vector Memory,
	3 <sup>rd</sup>	Multiple Issue Machines, Comparing vector and Multiple Issue processors.
13 <sup>th</sup>	1 <sup>st</sup>	Shared Memory Multiprocessors: Basic issues
	2 <sup>nd</sup>	partitioning



## MERI College of Engineering & Technology (MERI-CET)

Session: 2020-2021 Department: CSE Subject code: CSE-401-F Course- CSE Semester: 7<sup>th</sup>

Faculty Name: Ms. PREETI

	3 <sup>rd</sup>	synchronization and coherency, Type of shared Memory multiprocessors,
14 <sup>th</sup>	1 <sup>st</sup>	Memory Coherence in shared Memory Multiprocessors.
	2 <sup>nd</sup>	Revision of 4 <sup>th</sup> unit with test
	3 <sup>rd</sup>	Overall Revision