



MERI College of Engineering & Technology
(MERI-CET)

Session: 2020-2021
Department: CSE
Subject code: CSE-401-F

Course- CSE
Semester: 7th
Faculty Name : Ms. PREETI

Lesson plan

Name of the faculty : Ms.PREETI
Discipline : Computer Science Engineering
Semester : 7th
Subject : ADVANCED COMPUTER ARCHITECTURE

Lesson Plan Duration : 14 weeks (From August, 2020 to November 2020)

Work Load (Lecture/ Practical) per week (in hours): Lecture-03.

Week	Theory	
	Lecture day	Topic(Including assignment/test)
1 st	1 st	Architecture And Machines , Introduction, Some definition and terms
	2 nd	interpretation and microprogramming
	3 rd	The instruction set, , Basic data types
2 nd	1 st	Instructions, Addressing and Memory
	2 nd	Virtual to real mapping
	3 rd	Basic Instruction Timing
3 rd	1 st	Time, Area And Instruction Sets: Time, cost-area
	2 nd	technology state of the Art
	3 rd	The Economics of a processor project: A study, Instruction sets, Matrix
4 th	1 st	Professor Evaluation
	2 nd	Revision of first unit with test
	3 rd	Cache Memory Notion:
	4 th	Basic Notion

Session: 2020-2021

Department: CSE

Subject code: CSE-401-F

Course- CSE

Semester: 7th

Faculty Name : Ms. PREETI

5 th	1 st	Widrow-Hoff learning rule
	2 nd	Cache Organization,
	3 rd	Cache Data, adjusting the data for cache organization,
6 th	1 st	write policies.
	2 nd	strategies for line replacement at miss time

	3 rd	Cache Environment, other types of Cache.
7 th	1 st	Split I and D-Caches, on chip caches
	2 nd	Two level Caches
	3 rd	write assembly Cache, Cache references per instruction
8 th	1 st	technology dependent Cache considerations
	2 nd	virtual to real translation
	3 rd	overlapping the Tcycle in V-R Translation. studies. Design summary
9 th	1 st	Revision of 2 nd unit with test
	2 nd	Memory System Design:
	3 rd	The physical memory, processor memory modeling using queuing theory
10 th	1 st	open, closed and mixed-queue models,
	2 nd	waiting time, performance
	3 rd	and buffer size, review and selection of queuing models,
11 th	1 st	processors with cache.
	2 nd	Revision of 3 rd unit with test
	3 rd	Concurrent Processors: Vector Processors
12 th	1 st	Training & Examples
	2 nd	Vector Memory,
	3 rd	Multiple Issue Machines, Comparing vector and Multiple Issue processors.
13 th	1 st	Shared Memory Multiprocessors: Basic issues
	2 nd	partitioning



**MERI College of Engineering & Technology
(MERI-CET)**

Session: 2020-2021

Department: CSE

Subject code: CSE-401-F

Course- CSE

Semester: 7th

Faculty Name : Ms. PREETI

14 th	3 rd	synchronization and coherency, Type of shared Memory multiprocessors,
	1 st	Memory Coherence in shared Memory Multiprocessors.
	2 nd	Revision of 4 th unit with test
	3 rd	Overall Revision